
PIC18F/LF1XK50
DS41350E-page 116
Preliminary
2010 Microchip Technology Inc.
13.5
Resetting Timer3 Using the CCP
Special Event Trigger
If CCP1 module is configured to use Timer3 and to gen-
erate a Special Event Trigger in Compare mode
(CCP1M<3:0>), this signal will reset Timer3. It will also
start an A/D conversion if the A/D module is enabled
information).
The module must be configured as either a timer or
synchronous counter to take advantage of this feature.
When used this way, the CCPR1H:CCPR1L register
pair effectively becomes a period register for Timer3.
If Timer3 is running in Asynchronous Counter mode,
the Reset operation may not work.
In the event that a write to Timer3 coincides with a
Special Event Trigger from a CCP module, the write will
take precedence.
TABLE 13-1:
REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reset
Values
on page
INTCON
GIE/GIEH PEIE/GIEL
TMR0IE
INT0IE
RABIE
TMR0IF
INT0IF
RABIF
PIR2
OSCFIF
C1IF
C2IF
EEIF
BCLIF
USBIF
TMR3IF
CCP2IF
PIE2
OSCFIE
C1IE
C2IE
EEIE
BCLIE
USBIE
TMR3IE
CCP2IE
IPR2
OSCFIP
C1IP
C2IP
EEIP
BCLIP
USBIP
TMR3IP
CCP2IP
TMR3L
Timer3 Register, Low Byte
TMR3H
Timer3 Register, High Byte
T1CON
RD16
T1RUN
T1CKPS1 T1CKPS0 T1OSCEN T1SYNC
TMR1CS
TMR1ON
T3CON
RD16
—
T3CKPS1 T3CKPS0
T3CCP1
T3SYNC
TMR3CS
TMR3ON
TRISC
TRISC7
TRISC6
TRISC5
TRISC4
TRISC3
TRISC2
TRISC1
TRISC0
ANSELH
—
ANS11
ANS10
ANS9
ANS8
Legend: — = unimplemented, read as ‘0’. Shaded cells are not used by the Timer3 module.